

## PATENT ABSTRACTS OF JAPAN

(11)Publication number : 06-260642  
(43)Date of publication of application : 16.09.1994

(51)Int.CI.

H01L 29/784

(21)Application number : 05-047753  
(22)Date of filing : 09.03.1993

(71)Applicant : NIPPONDENSO CO LTD  
(72)Inventor : ISHIKAWA TAKESHI  
ONDA SHOICHI  
MAKINO YOSHINORI  
MAEKAWA KENJI

## (54) THIN-FILM TRANSISTOR

## (57)Abstract:

PURPOSE: To provide a gate electrode and wiring, where hillocks are hard to occur and which are flat and are easy to be anodized, by adding Cu or Ni to Al.

CONSTITUTION: As the material used for a gate electrode and wiring, an electrode material mainly composed of Al is used, and as an additive metal, Cu and Ni are selected. Cu is effective for electromigration, and Ni has an effect on suppression of hillock generation. As the result of having investigated the surface roughness by the addition of Cu or Ni to Al, which becomes the criteria of hillock, and the value of sheet resistance, which causes signal delay, by experimentation, it was found that Al-1wt.%Cu or Al-3wt.%Ni was much better in surface roughness than an electrode, where Si is added to Al, that the sheet resistance value of Al-1wt.%Cu was much better than Al-1wt.%Si or Al-3wt.% Ni, and that the anode oxide film of Al-1wt.%Cu fulfilled the mechanism as an insulating film enough. Accordingly, it can be flattened by preventing the hillock, using an Al-Cu material, where 1% Cu is added to Al, for a gate electrode or wiring.

## LEGAL STATUS

[Date of request for examination] 29.02.2000  
[Date of sending the examiner's decision of rejection] 19.03.2002  
[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]  
[Date of final disposal for application]  
[Patent number]  
[Date of registration]  
[Number of appeal against examiner's decision of rejection]  
[Date of requesting appeal against examiner's decision of rejection]  
[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

**\* NOTICES.\***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

**CLAIMS****[Claim(s)]**

[Claim 1] The gate electrode and gate wiring which consist of aluminum by which Cu or nickel partially prepared on the insulating substrate and this insulating substrate was added, The 1st insulating layer which anodized the front face of this gate electrode, and the 2nd insulating layer prepared on said insulating substrate so that this 1st insulating layer might be covered, The thin film transistor characterized by having the semi-conductor layer prepared on this 2nd insulating layer, and the source field and drain field prepared on this semi-conductor layer so that the both sides of this gate electrode might be met.

---

[Translation done.]

## \* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

## DETAILED DESCRIPTION

## [Detailed Description of the Invention]

[0001]

[Industrial Application] This invention relates to the thin film transistor (it is called Following TFT) of reverse stagger structure used for a liquid crystal display panel etc.

[0002]

[Description of the Prior Art] Conventionally, as a gate electrode of TFT, it has been conditions that an adhesive property with a substrate is good, that there is no irregularity by which it is called a hillock to a front face, and not to deteriorate in the process which forms SiN which is gate dielectric film, and Cr film is used. On the other hand as gate wiring, the low thing of resistance serves as conditions, and it is not suitable to divert Cr film with the high rate of specific resistance. Therefore, the two-layer film on which aluminum film with the rate of specific resistance lower single or more figures than Cr was put is used on Cr film.

[0003] However, when structure which is different in the gate electrode of TFT and wiring in this way is applied, there is a trouble of bringing about the increment in a patterning routing counter, i.e., a mask process.

[0004] Then, as shown in JP,2-85826,A, aluminum or aluminum-Si, and aluminum-Pd are used for a gate electrode and wiring, and the approach of anodizing this gate electrode and wiring, and forming gate dielectric film, such as SiN, by plasma CVD some gate dielectric film, nothing, and after that is proposed:

[0005]

[Problem(s) to be Solved by the Invention] However, there is a problem as shown below in aluminum, aluminum-Si, and aluminum-Pd which are used for a gate electrode.

[0006] it is easy to generate the irregularity which is alike and is called a hillock, and irregularity generates aluminum also into the part of the channel formed through the insulating material on the gate electrode by this hillock. And there is a problem that the distance to which an electron moves a channel in the part of this irregularity becomes long, electron mobility falls and the switching rate of TFT becomes slow by that cause.

[0007] Although a hillock cannot generate aluminum-Si easily compared with aluminum, when Si is not etched in the part where the aluminum-Si film should be removed in the patterning process after forming aluminum-Si, but it remains and the pixel for a display is formed as it was, this may short-circuit wiring of signal I/O and there is a problem that it does not function as a pixel for a display.

[0008] If aluminum-Pd remains as it is that Pd is hard to anodize and SiN and a-Si are formed by the plasma-CVD method on it, withstand voltage will fall in the part of Pd which did not oxidize, a gate electrode and wiring, and other electrodes and wiring will short-circuit, and the trouble of not functioning as a transistor or becoming the cause of failure will be got. Therefore, when these metallic materials are used for a gate electrode and wiring, the problem that the yield will become the bad thing which has low dependability as a thin film transistor of reverse stagger structure occurs.

[0009] Then, this invention offers the gate electrode and wiring which is easy to \*\*\*\*\* among flatness that it is hard to generate a hillock in view of the above-mentioned trouble.

[0010]

[Means for Solving the Problem] namely, in the thin film transistor of this invention made in order to solve the above-mentioned technical problem The gate electrode and gate wiring which consist of aluminum by which Cu or nickel partially prepared on the insulating substrate and this insulating substrate was added, The 1st insulating layer which anodized the front face of this gate electrode, and the 2nd insulating layer prepared on said insulating substrate so that this 1st insulating layer might be covered, It is characterized by having the semi-conductor layer prepared on this 2nd insulating layer, and the source field and drain field prepared on this semi-conductor layer so that the both sides of this gate electrode might be met.

[0011]

[Example] The gate electrode and wiring material of the thin film transistor which is one example of this invention are explained below.

[0012] First, it decided to use the electrode material which makes a subject aluminum with the rate of specific resistance small as usual as an ingredient used for a gate electrode and wiring. And Cu and nickel were chosen as an addition metal to aluminum. This is explained below.

[0013] Usually, although a current will occur by electronic flow if an electrical potential difference is built over an electrode and wiring, in aluminum electrode and wiring, migration of aluminum ion will also participate in a current besides electronic flow. An electrode or wiring may become extinct by migration of this aluminum ion. Although this is called electromigration, it is known that Cu is effective to this electromigration.

[0014] Moreover, it is known that effectiveness is in hillock generating suppression in nickel. Next, the sheet resistance constituting the surface roughness by the addition to aluminum which serves as a standard of a hillock about them, and the cause of signal delay was investigated. The results of an investigation are shown in Table 1 with the results of an investigation of aluminum and aluminum-Si (Si1%) which are mentioned to said JP,2-85826,A. in addition, the investigated ingredient — aluminum — pure — aluminum-1wt% by which aluminum and Si were added 1% — aluminum-1wt% by which Si and Cu were added 1% — Cu and nickel are aluminum-3wt%nickel added 3%.

[0015]

[Table-1]

	純Al	Al-1wt%Si	Al-1wt%Cu	Al-3wt%Ni
平均表面粗さ Ra (nm)	13.1	9.5	2.6	3.8
シート抵抗 (膜厚200nm (Ω/□)	0.19	0.54	0.29	0.53

As opposed to surface roughness being 9.5nm in 13.1nm and aluminum-1wt%Si with pure aluminum according to this table 1 in aluminum-1wt%Cu 2.6nm, With aluminum-3wt%nickel, it was set to 3.8nm, and surface roughness was obtained rather than the thing of only pure aluminum, and, as for aluminum-1wt%Cu, 4 and a very flat surface of metal were acquired about 1/rather than the thing of only about 1/5 and aluminum-1wt%Si. Moreover, also in aluminum-3wt%nickel, as for surface roughness, the thing of only pure aluminum shows that it is very small with two fifths rather than the thing of only about 3/10 and aluminum-1wt%Si. Thereby, it can be said that the electrode which added Cu or nickel to aluminum is very better for the electrode of only aluminum, or aluminum than the electrode which added Si.

[0016] Moreover, it can be said that aluminum-1wt%Cu becomes about about 1.5 times about sheet resistance, and there is almost no difference compared with aluminum. Moreover, although aluminum-1wt%Si and aluminum-3wt%nickel are almost comparable and become about 3.6 times and a large value compared with pure aluminum, since they are not that single figures also differ, it can be considered that they are a value also with almost sufficient aluminum-3wt%nickel. increase of this sheet resistance — CuAl2 etc. — it thinks for increase of the resistivity by formation and impurity scattering of a compound. Therefore, although aluminum-1wt%Si, aluminum-3wt%nickel, and aluminum-1wt%Cu are inferior compared with pure aluminum, respectively about sheet resistance, it can be considered that it is practically not much satisfactory. Since especially the sheet resistance of aluminum-1wt%Cu showed the value quite near the sheet resistance of aluminum, compared with aluminum-1wt%Si and aluminum-3wt%nickel, it can be said that it is very good.

[0017] Based on the above result, the optimal addition of Cu added to aluminum next was investigated. The result is shown in drawing 2. The aluminum-Cu thickness at this time could be 200nm. The times of Cu of surface roughness being 1% from this drawing are 2.6nm and best. Moreover, it turns out that sheet resistance becomes large along with the increment in an addition. Therefore, the optimal addition with which surface roughness fills two requests that it is small and sheet resistance is also small becomes 1%. although the sheet resistance at this time becomes large slightly with 1.5 times in the case of pure aluminum as aforementioned, it becomes a problem practically as a wiring material — like .

[0018] Next, the insulating property of the film which anodized the aluminum-1wt%Cu thin film which added Cu 1% to aluminum was investigated. The result is shown in drawing 3. It is SiNX by plasma CVD on the film which anodized the aluminum-1wt%Cu thin film, and the oxide film on anode of aluminum. The thing on which the film was made to deposit, respectively, and SiNX An insulating property with a membranous thing is shown in drawing 3 as properties X, Y, and Z, respectively. The water solution which neutralized the 0.1M adipic acid to pH 7.0\*\*0.5 with aqueous ammonia was used for anodization liquid. Thickness presupposed that it is fixed 400nm. Although X was a little inferior to this drawing compared with Y, compared with Z, the property with about single sufficient figure was acquired. Thereby, it can be said that the oxide film on anode of aluminum-1wt%Cu fully achieves the function as an insulator layer.

[0019] Thus, if aluminum-1wt%Cu which added Cu 1% is used for aluminum as a gate electrode, it will be very flat and an electrode also with sufficiently low resistance will be obtained. Moreover, this aluminum-1wt%Cu is anodized and it is SiNX on it. Insulating property also with the sufficient gate dielectric film on which the film was made to deposit is shown.

[0020] as mentioned above, the gate electrode with which the flat electrode surface which a hillock does not generate is acquired and it is easy to anodize it — low — dependability can offer the good thin film transistor of the yield more high again by using for a gate electrode and wiring the aluminum-Cu ingredient which added Cu 1% to aluminum which serves as gate wiring [ \*\*\*\* ].

[0021] The example of 1 production process of the thin film transistor using the above-mentioned gate electrode and wiring material is shown briefly [ drawing 1 ] below. In addition, although gate wiring is not shown in this drawing, patterning is carried out to coincidence at the time of patterning of a gate electrode.

[0022] aluminum-1wt%Cu by which Cu used as the gate electrode 8 was added by the glass substrate 9 1% is deposited, and patterning is carried out to a desired pattern. The front face of the gate electrode 8 by which patterning was carried out is anodized with the water solution which neutralized the 0.1M adipic acid to pH 7.0\*\*0.5 with aqueous ammonia, and an oxide film on anode 7 is formed. Since anodic oxidation liquid will turn to the bottom of it even if dust exists on the gate electrode 8, this anodic oxidation can form certainly the oxide film on anode 7 used as an insulator layer. Continuation membrane formation of the a-Si film 5 used as the insulator layer 6 and channel which consist of SiN on an anodized film 7, and the protective coat 3 which consists of SiN further is carried out by plasma CVD. And patterning only of the protective coat 3 is carried out. This protective coat 3 carries out the role which protects the a-Si film 5 which is a channel layer from the etchant at the time of etching, such as the below-mentioned source drain.

[0023] n+ for taking ohmic contact with a source drain electrode on it Patterning is carried out so that the a-Si film 4 of a mold may be formed and it may be divided into a source and drain side. Patterning also of the a-Si film 5 which serves as a barrier layer which carried out continuation membrane formation previously in that case is carried out to coincidence. And n+ He forms a source drain electrode on the a-Si film 4 of a mold, and is trying to obtain a thin film transistor.

[0024]

[Effect of the Invention] Since according to this invention what added Cu or nickel to aluminum as a gate electrode and wiring is used based on the result obtained by experiment of this invention persons as explained in full detail above, the flatness and the gate

electrode which is easy to anodize which a hillock does not generate can be offered.

---

[Translation done.]

[JAPANESE] [JP,06-260642,A]

CLAIMS DETAILED DESCRIPTION TECHNICAL FIELD PRIOR ART EFFECT OF THE INVENTION TECHNICAL PROBLEM MEANS  
EXAMPLE DESCRIPTION OF DRAWINGS DRAWINGS

[Translation done.]

**\* NOTICES \***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

**TECHNICAL FIELD**

---

[Industrial Application] This invention relates to the thin film transistor (it is called Following TFT) of reverse stagger structure used for a liquid crystal display panel etc.

---

[Translation done.]

## \* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

## PRIOR ART

[Description of the Prior Art] Conventionally, as a gate electrode of TFT, it has been conditions that an adhesive property with a substrate is good, that there is no irregularity by which it is called a hillock to a front face, and not to deteriorate in the process which forms SiN which is gate dielectric film, and Cr film is used. On the other hand as gate wiring, the low thing of resistance serves as conditions, and it is not suitable to divert Cr film with the high rate of specific resistance. Therefore, the two-layer film on which aluminum film with the rate of specific resistance lower single or more figures than Cr was put is used on Cr film.

[0003] However, when structure which is different in the gate electrode of TFT and wiring in this way is applied, there is a trouble of bringing about the increment in a patterning routing counter, i.e., a mask process.

[0004] Then, as shown in JP,2-85826,A, aluminum or aluminum-Si, and aluminum-Pd are used for a gate electrode and wiring, and the approach of anodizing this gate electrode and wiring, and forming gate dielectric film, such as SiN, by plasma CVD some gate dielectric film, nothing, and after that is proposed.

[Translation done.]

**\* NOTICES \***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

**EFFECT OF THE INVENTION**

---

[Effect of the Invention] Since according to this invention what added Cu or nickel to aluminum as a gate electrode and wiring is used based on the result obtained by experiment of this invention persons as explained in full detail above, the flatness and the gate electrode which is easy to anodize which a hillock does not generate can be offered.

---

[Translation done.]

**\* NOTICES \***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

**TECHNICAL PROBLEM**

---

[Problem(s) to be Solved by the Invention] However, there is a problem as shown below in aluminum, aluminum-Si, and aluminum-Pd which are used for a gate electrode.

[0006] it is easy to generate the irregularity which is alike and is called a hillock, and irregularity generates aluminum also into the part of the channel formed through the insulating material on the gate electrode by this hillock. And there is a problem that the distance to which an electron moves a channel in the part of this irregularity becomes long, electron mobility falls and the switching rate of TFT becomes slow by that cause.

[0007] Although a hillock cannot generate aluminum-Si easily compared with aluminum, when Si is not etched in the part where the aluminum-Si film should be removed in the patterning process after forming aluminum-Si, but it remains and the pixel for a display is formed as it was, this may short-circuit wiring of signal I/O and there is a problem that it does not function as a pixel for a display.

[0008] If aluminum-Pd remains as it is that Pd is hard to anodize and SiN and a-Si are formed by the plasma-CVD method on it, withstand voltage will fall in the part of Pd which did not oxidize, a gate electrode and wiring, and other electrodes and wiring will short-circuit, and the trouble of not functioning as a transistor or becoming the cause of failure will be got. Therefore, when these metallic materials are used for a gate electrode and wiring, the problem that the yield will become the bad thing which has low dependability as a thin film transistor of reverse stagger structure occurs.

[0009] Then, this invention offers the gate electrode and wiring which is easy to \*\*\*\*\* among flatness that it is hard to generate a hillock in view of the above-mentioned trouble.

---

[Translation done.]

**\* NOTICES \***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

**MEANS**

[Means for Solving the Problem] namely, in the thin film transistor of this invention made in order to solve the above-mentioned technical problem The gate electrode and gate wiring which consist of aluminum by which Cu or nickel partially prepared on the insulating substrate and this insulating substrate was added, The 1st insulating layer which anodized the front face of this gate electrode, and the 2nd insulating layer prepared on said insulating substrate so that this 1st insulating layer might be covered, It is characterized by having the semi-conductor layer prepared on this 2nd insulating layer, and the source field and drain field prepared on this semi-conductor layer so that the both sides of this gate electrode might be met.

---

[Translation done.]

## \* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

## EXAMPLE

[Example] The gate electrode and wiring material of the thin film transistor which is one example of this invention are explained below.  
[0012] First, it decided to use the electrode material which makes a subject aluminum with the rate of specific resistance small as usual as an ingredient used for a gate electrode and wiring. And Cu and nickel were chosen as an addition metal to aluminum. This is explained below.

[0013] Usually, although a current will occur by electronic flow if an electrical potential difference is built over an electrode and wiring, in aluminum electrode and wiring, migration of aluminum ion will also participate in a current besides electronic flow. An electrode or wiring may become extinct by migration of this aluminum ion. Although this is called electromigration, it is known that Cu is effective to this electromigration.

[0014] Moreover, it is known that effectiveness is in hillock generating suppression in nickel. Next, the sheet resistance constituting the surface roughness by the addition to aluminum which serves as a standard of a hillock about them, and the cause of signal delay was investigated. The results of an investigation are shown in Table 1 with the results of an investigation of aluminum and aluminum-Si (Si1%) which are mentioned to said JP,2-85826,A. in addition, the investigated ingredient — aluminum — pure — aluminum-1wt% by which aluminum and Si were added 1% — aluminum-1wt% by which Si and Cu were added 1% — Cu and nickel are aluminum-3wt%nickel added 3%.

[0015]

[Table 1]

	Al	Al-1wt%Si	Al-1wt%Cu	Al-3wt%Ni
平均表面粗さ R a (nm)	13.1	9.5	2.6	3.8
シート抵抗 (膜厚200nm (Ω/□))	0.19	0.54	0.29	0.53

As opposed to surface roughness being 9.5nm in 13.1nm and aluminum-1wt%Si with pure aluminum according to this table 1 in aluminum-1wt%Cu 2.6nm, With aluminum-3wt%nickel, it was set to 3.8nm, and surface roughness was obtained rather than the thing of only pure aluminum, and, as for aluminum-1wt%Cu, 4 and a very flat surface of metal were acquired about 1/rather than the thing of only about 1/5 and aluminum-1wt%Si. Moreover, also in aluminum-3wt%nickel, as for surface roughness, the thing of only pure aluminum shows that it is very small with two fifths rather than the thing of only about 3/10 and aluminum-1wt%Si. Thereby, it can be said that the electrode which added Cu or nickel to aluminum is very better for the electrode of only aluminum, or aluminum than the electrode which added Si.

[0016] Moreover, it can be said that aluminum-1wt%Cu becomes about about 1.5 times about sheet resistance, and there is almost no difference compared with aluminum. Moreover, although aluminum-1wt%Si and aluminum-3wt%nickel are almost comparable and become about 3.6 times and a large value compared with pure aluminum, since they are not that single figures also differ, it can be considered that they are a value also with almost sufficient aluminum-3wt%nickel. increase of this sheet resistance — CuAl2 etc. — it thinks for increase of the resistivity by formation and impurity scattering of a compound. Therefore, although aluminum-1wt%Si, aluminum-3wt%nickel, and aluminum-1wt%Cu are inferior compared with pure aluminum, respectively about sheet resistance, it can be considered that it is practically not much satisfactory. Since especially the sheet resistance of aluminum-1wt%Cu showed the value quite near the sheet resistance of aluminum, compared with aluminum-1wt%Si and aluminum-3wt%nickel, it can be said that it is very good.

[0017] Based on the above result, the optimal addition of Cu added to aluminum next was investigated. The result is shown in drawing 2 . The aluminum-Cu thickness at this time could be 200nm. The times of Cu of surface roughness being 1% from this drawing are 2.6nm and best. Moreover, it turns out that sheet resistance becomes large along with the increment in an addition. Therefore, the optimal addition with which surface roughness fills two requests that it is small and sheet resistance is also small becomes 1%. although the sheet resistance at this time becomes large slightly with 1.5 times in the case of pure aluminum as aforementioned, it becomes a problem practically as a wiring material — like .

[0018] Next, the insulating property of the film which anodized the aluminum-1wt%Cu thin film which added Cu 1% to aluminum was investigated. The result is shown in drawing 3 . It is SiNX by plasma CVD on the film which anodized the aluminum-1wt%Cu thin film, and the oxide film on anode of aluminum. The thing on which the film was made to deposit, respectively, and SiNX An insulating property with a membranous thing is shown in drawing 3 as properties X, Y, and Z, respectively. The water solution which neutralized

the 0.1M adipic acid to pH 7.0\*\*0.5 with aqueous ammonia was used for anodization liquid. Thickness presupposed that it is fixed 400nm. Although X was a little inferior to this drawing compared with Y, compared with Z, the property with about single sufficient figure was acquired. Thereby, it can be said that the oxide film on anode of aluminum-1wt%Cu fully achieves the function as an insulator layer.

[0019] Thus, if aluminum-1wt%Cu which added Cu 1% is used for aluminum as a gate electrode, it will be very flat and an electrode also with sufficiently low resistance will be obtained. Moreover, this aluminum-1wt%Cu is anodized and it is SiNX on it. Insulating property also with the sufficient gate dielectric film on which the film was made to deposit is shown.

[0020] as mentioned above, the gate electrode with which the flat electrode surface which a hillock does not generate is acquired and it is easy to anodize it — low — dependability can offer the good thin film transistor of the yield more high again by using for a gate electrode and wiring the aluminum-Cu ingredient which added Cu 1% to aluminum which serves as gate wiring [ \*\*\* ].

[0021] The example of 1 production process of the thin film transistor using the above-mentioned gate electrode and wiring material is shown briefly [ drawing 1 ] below. In addition, although gate wiring is not shown in this drawing, patterning is carried out to coincidence at the time of patterning of a gate electrode.

[0022] aluminum-1wt%Cu by which Cu used as the gate electrode 8 was added by the glass substrate 9 1% is deposited, and patterning is carried out to a desired pattern. The front face of the gate electrode 8 by which patterning was carried out is anodized with the water solution which neutralized the 0.1M adipic acid to pH 7.0\*\*0.5 with aqueous ammonia, and an oxide film on anode 7 is formed. Since anodic oxidation liquid will turn to the bottom of it even if dust exists on the gate electrode 8, this anodic oxidation can form certainly the oxide film on anode 7 used as an insulator layer. Continuation membrane formation of the a-Si film 5 used as the insulator layer 6 and channel which consist of SiN on an anodized film 7, and the protective coat 3 which consists of SiN further is carried out by plasma CVD. And patterning only of the protective coat 3 is carried out. This protective coat 3 carries out the role which protects the a-Si film 5 which is a channel layer from the etchant at the time of etching, such as the below-mentioned source drain.

[0023] n+ for taking ohmic contact with a source drain electrode on it Patterning is carried out so that the a-Si film 4 of a mold may be formed and it may be divided into a source and drain side. Patterning also of the a-Si film 5 which serves as a barrier layer which carried out continuation membrane formation previously in that case is carried out to coincidence. And n+ He forms a source drain electrode on the a-Si film 4 of a mold, and is trying to obtain a thin film transistor.

---

[Translation done.]

**\* NOTICES \***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**DESCRIPTION OF DRAWINGS**

---

**[Brief Description of the Drawings]**

**[Drawing 1]** It is the sectional view of the thin film transistor of reverse stagger structure.

**[Drawing 2]** It is drawing showing the surface roughness and the sheet resistance by Cu addition of aluminum.

**[Drawing 3]** It is the insulating property Fig. of an oxide film on anode.

**[Description of Notations]**

- 1 Source Electrode
- 2 Drain Electrode
- 3 Protective Coat
- 4 N+ A-Si Film of Mold
- 5 A-Si Film
- 6 Insulator Layer
- 7 Oxide Film on Anode
- 8 Aluminum-1Wt%Cu Gate Electrode
- 9 Glass

---

**[Translation done.]**

(19)日本国特許庁 (JP)

## (12) 公開特許公報 (A)

(11)特許出願公開番号

特開平6-260642

(43)公開日 平成6年(1994)9月16日

(51)Int.Cl. <sup>5</sup> H 01 L 29/784	識別記号 9056-4M	序内整理番号 F I	技術表示箇所 3 1 1 G
---	-----------------	---------------	-------------------

審査請求 未請求 請求項の数 1 OL (全 4 頁)

(21)出願番号 特願平5-47753	(71)出願人 日本電装株式会社 愛知県刈谷市昭和町1丁目1番地
(22)出願日 平成5年(1993)3月9日	(72)発明者 石川 岳史 愛知県刈谷市昭和町1丁目1番地 日本電 装株式会社内
	(72)発明者 恩田 正一 愛知県刈谷市昭和町1丁目1番地 日本電 装株式会社内
	(72)発明者 牧野 義典 愛知県刈谷市昭和町1丁目1番地 日本電 装株式会社内
	(74)代理人 弁理士 碓氷 裕彦

最終頁に続く

(54)【発明の名称】 薄膜トランジスタ

## (57)【要約】

【目的】 ヒロックがなく平坦なゲート電極・配線を有する薄膜トランジスタを提供する。

【構成】 A1にCuを1%添加した合金材料(以下A1-Cu)は表面粗さがA1だけの材料よりも約1/5,A1にSiを1%添加した材料よりも約1/4と非常に平坦な金属表面が得られ、抵抗値もA1だけの材料より1.5倍程度と低い値が得られた。この抵抗値は配線材料として実用上問題にならない。またこの材料を陽極酸化しその上に絶縁膜を堆積し2層構造の絶縁膜とした場合にはA1の陽極酸化層を有する2層構造の絶縁膜に比べ絶縁特性は僅かに劣るものと同じ膜厚の1層の絶縁膜に比べ十分優れている。このA1-Cu材料を逆スタガ構造の薄膜トランジスタのゲート電極・配線に使用することにより絶縁特性も十分でヒロックの発生しない平坦かつ低抵抗となるゲート電極・配線となり、薄膜トランジスタとして歩留り良く信頼性の高いものが得られる。

## 【特許請求の範囲】

【請求項1】 絶縁性基板と、  
該絶縁性基板上に部分的に設けられたCuあるいはNiが添加されたAlからなるゲート電極およびゲート配線と、  
該ゲート電極の表面を陽極酸化した第1絶縁層と、  
該第1絶縁層を覆うように前記絶縁性基板上に設けられた第2絶縁層と、  
該第2絶縁層上に設けられた半導体層と、  
該ゲート電極の両側に沿うように該半導体層上に設けられたソース領域およびドレイン領域と、  
を有することを特徴とした薄膜トランジスタ。

## 【発明の詳細な説明】

## 【0001】

【産業上の利用分野】本発明は、液晶表示パネル等に用いられる逆スカラ構造の薄膜トランジスタ（以下TFTという）に関するものである。

## 【0002】

【従来技術】従来、TFTのゲート電極としては基板との接着性が良いこと、表面にヒロックと呼ばれる凹凸がないこと、ゲート絶縁膜であるSiNを形成する過程で変質しないことが条件になっており、Cr膜が使用されている。一方、ゲート配線としては抵抗の低いことが条件となり、固有抵抗率が高いCr膜を流用することは適さない。そのため、Cr膜の上に固有抵抗率がCrよりも一桁以上低いAl膜を重ねた2層膜が使用されている。

【0003】しかしながら、このようにTFTのゲート電極、配線に異なる構造を適用すると、パターニング工程数、すなわちマスク工程の増加をもたらすといった問題点がある。

【0004】そこで、特開平2-85826号公報に示される如く、ゲート電極・配線にAlもしくはAl-Si、Al-Pdを用い、該ゲート電極・配線を陽極酸化してゲート絶縁膜の一部となし、その後SiN等のゲート絶縁膜をプラズマCVDにより成膜する方法が提案されている。

## 【0005】

【発明が解決しようとする課題】しかしながら、ゲート電極に用いられるAl、Al-Si、Al-Pdには以下に示すような問題がある。

【0006】Alはにヒロックとよばれる凹凸が発生しやすく、このヒロックによりゲート電極上に絶縁物を介して形成したチャネルの部分にも凹凸が発生する。そしてこの凹凸の部分で電子がチャネルを移動する距離が長くなり、電子移動度が低下しそれによりTFTのスイッチング速度が遅くなるといった問題がある。

【0007】Al-SiはAlに比べヒロックが発生しにくいが、Al-Siを成膜後のパターニング工程においてAl-Si膜の除去されるべき箇所においてSiが

エッティングされず残ってしまい、そのまま表示用画素を形成した場合、これが信号入出力の配線を短絡してしまうことがある、表示用画素として機能しないといった問題がある。

- 05 【0008】Al-PdはPdが陽極酸化されにくくそのまま残ってしまい、その上にSiNとa-SiとをプラズマCVD法により成膜すると、酸化されなかつたPdの部分で絶縁耐圧が下がり、ゲート電極・配線とその他の電極・配線とが短絡してしまいトランジスタとして機能しなかつたり、故障の原因となるといった問題点があげられる。そのためこれらの金属材料をゲート電極・配線に用いた場合には、逆スカラ構造の薄膜トランジスタとして歩留りが悪く信頼性の低いものになってしまうといった問題が発生する。
- 10 【0009】そこで本発明は上記問題点に鑑み、ヒロックが発生しにくく平坦なかつ陽極酸化されやすいゲート電極・配線を提供するものである。
- 15 【0010】  
【課題を解決するための手段】すなわち、上記課題を解決するためになされた本発明の薄膜トランジスタでは、絶縁性基板と、該絶縁性基板上に部分的に設けられたCuあるいはNiが添加されたAlからなるゲート電極およびゲート配線と、該ゲート電極の表面を陽極酸化した第1絶縁層と、該第1絶縁層を覆うように前記絶縁性基板上に設けられた第2絶縁層と、該第2絶縁層上に設けられた半導体層と、該ゲート電極の両側に沿うように該半導体層上に設けられたソース領域およびドレイン領域とを有することを特徴とする。
- 20 【0011】  
30 【実施例】本発明の一実施例である薄膜トランジスタのゲート電極・配線材料を以下に説明する。  
【0012】まず、ゲート電極・配線に使用する材料として従来どおり固有抵抗率の小さいAlを主体とする電極材料を使用することにした。そしてAlへの添加金属としてはCuとNiを選択した。これを以下に説明する。
- 25 【0013】通常、電極・配線に電圧がかかると電子の流れにより電流が発生するが、Al電極・配線の場合、電子の流れの他にAlイオンの移動も電流に関与してしまう。このAlイオンの移動により電極あるいは配線が断絶してしまうことがある。これをエレクトロマイグレーションと呼ぶが、Cuはこのエレクトロマイグレーションに対して有効であることが知られている。
- 30 【0014】またNiにおいてはヒロック発生抑止に効果のあることが知られている。次にそれについてヒロックの目安となるAlへの添加による表面粗さと、信号遅延の原因となるシート抵抗値を調べた。その調査結果を前記特開平2-85826号公報に挙げられているAl、Al-Si（Si1%）の調査結果とともに表1に示す。なお、調査した材料はAlだけの純Al、Siが

1%添加されたAl-1wt%Si, Cuが1%添加されたAl-1wt%Cu, Niが3%添加されたAl-3wt%Niである。

	純Al	Al-1wt%Si	Al-1wt%Cu	Al-3wt%Ni
平均表面粗さ Ra (nm)	13.1	9.5	2.6	3.8
シート抵抗 ) (膜厚200nm (Ω/□)	0.19	0.54	0.29	0.53

この表1によると表面粗さは純Alでは13.1nm、Al-1wt%Siでは9.5nmであることに対しAl-1wt%Cuでは2.6nm、Al-3wt%Niでは3.8nmとなっておりAl-1wt%Cuは表面粗さが純Alだけのものよりも約1/5、Al-1wt%Siだけのものよりも約1/4と非常に平坦な金属表面が得られた。またAl-3wt%Niにおいても表面粗さは純Alだけのものよりも約3/10、Al-1wt%Siだけのものよりも2/5と非常に小さくなっていることが分かる。これにより、AlにCuあるいはNiを添加した電極はAlだけの電極やAlにSiを添加した電極よりも非常に良いといえる。

【0016】またシート抵抗についてはAl-1wt%Cuは約1.5倍程度となりAlに比べほとんど差はないといえる。また、Al-1wt%SiとAl-3wt%Niはほぼ同程度であり純Alに比べ約3.6倍と大きい値になるが一桁も異なるということではないのでAl-3wt%Niもほぼよい値とみなせる。このシート抵抗の増大はCu、Al<sub>2</sub>などの化合物の形成や不純物散乱による抵抗率の増大のためと考えられる。したがってシート抵抗値については純Alに比べAl-1wt%Si、Al-3wt%Ni、Al-1wt%Cuはそれぞれ劣るもの実用上あまり問題ないとみなせる。特にAl-1wt%Cuのシート抵抗値はAlのシート抵抗値にかなり近い値を示したためAl-1wt%Si、Al-3wt%Niに比べ非常に良いといえる。

【0017】以上の結果に基づき、次にAlに添加するCuの最適添加量を調べてみた。その結果を図2に示す。このときのAl-Cu膜厚は200nmとした。この図より表面粗さはCuが1%のときが2.6nmと最も良好である。またシート抵抗は添加量の増加につれて大きくなることがわかる。従って、表面粗さが小さくシート抵抗も小さいといった2つの要望を満たす最適の添加量は1%となる。このときのシート抵抗は前記の通り純Alの場合の1.5倍とわずかに大きくなるが配線材料として実用上問題になるほどではない。

【0018】次にAlにCuを1%添加したAl-1wt%Cu薄膜を陽極酸化した膜の絶縁特性を調べた。その結

### 【0015】

#### 【表1】

果を図3に示す。Al-1wt%Cu薄膜を陽極酸化した膜と、Alの陽極酸化膜との上にプラズマCVDによりSiN<sub>x</sub>膜をそれぞれ堆積させたものと、SiN<sub>x</sub>膜だけのものとの絶縁特性をそれぞれ特性X、Y、Zとして図3に示す。陽極化成液には0.1Mアジピン酸をアンモニア水にてpH7.0±0.5に中和した水溶液を用いた。膜厚は400nm一定とした。この図よりXはYに比べやや劣るが、Zに比べると一桁程度良い特性が得られた。これによりAl-1wt%Cuの陽極酸化膜は絶縁膜として十分にその機能を果たすといえる。

【0019】このようにゲート電極としてAlにCuを1%添加したAl-1wt%Cuを用いれば、非常に平坦で抵抗も十分低い電極が得られる。またこのAl-1wt%Cuを陽極酸化しその上にSiN<sub>x</sub>膜を堆積させたゲート絶縁膜も十分な絶縁特性を示す。

【0020】以上のように、ヒロックの発生しない平坦な電極表面が得られ陽極酸化されやすいゲート電極と低抵抗なゲート配線となるようAlにCuを1%添加したAl-Cu材料をゲート電極・配線に用いることにより、より信頼性が高くまた歩留りのよい薄膜トランジスタを提供できる。

【0021】以下に上記のゲート電極・配線材料を用いた薄膜トランジスタの一製造工程例を図1に簡単に示す。なお、この図にはゲート配線は示されていないがゲート電極のパターニング時に同時にパターニングされるものである。

【0022】ガラス基板9にゲート電極8となるCuが1%添加されたAl-1wt%Cuを堆積し所望のパターンにパターニングする。パターニングされたゲート電極8の表面を0.1Mアジピン酸をアンモニア水にてpH7.0±0.5に中和した水溶液により陽極酸化し陽極酸化膜7を成膜する。この陽極酸化はゲート電極8上にたとえゴミが存在していても陽極酸化液がその下に回り込むため絶縁膜となる陽極酸化膜7を確実に成膜することができる。陽極酸化膜7上にSiNからなる絶縁膜6およびチャネルとなるa-Si膜5、さらにSiNからなる保護膜3をプラズマCVDにより連続成膜する。そ


して保護膜3だけをパターニングする。この保護膜3は後述のソース・ドレイン等のエッチングの時のエッチャントからチャネル層であるa-Si膜5を保護する役割をする。

**【0023】**その上にソース・ドレイン電極とのオーム接続コンタクトをとるためのn<sup>+</sup>型のa-Si膜4を成膜しソース側、ドレイン側に分かれるようにパターニングする。その際、先に連続成膜した活性層となるa-Si膜5も同時にパターニングする。そしてn<sup>+</sup>型のa-Si膜4上にソース・ドレイン電極を形成して薄膜トランジスタを得るようにしている。

#### 【0024】

**【発明の効果】**本発明によると、以上詳述したように本発明者らの実験により得られた結果に基づき、ゲート電極・配線としてA1にCuあるいはNiを添加したものを使っているため、ヒロックが発生しない平坦かつ陽極酸化されやすいゲート電極を提供できる。

【図1】



#### 【図面の簡単な説明】

【図1】逆スタガ構造の薄膜トランジスタの断面図である。


【図2】A1のCu添加量による表面粗さとシート抵抗値を表す図である。

【図3】陽極酸化膜の絶縁特性図である。


#### 【符号の説明】

- |   |                        |
|---|------------------------|
| 1 | ソース電極                  |
| 2 | ドレイン電極                 |
| 3 | 保護膜                    |
| 4 | n <sup>+</sup> 型のa-Si膜 |
| 5 | a-Si膜                  |
| 6 | 絶縁膜                    |
| 7 | 陽極酸化膜                  |
| 8 | A1-1wt%Cuゲート電極         |
| 9 | ガラス                    |

【図2】



【図3】



フロントページの続き

(72)発明者 前川 謙二

愛知県刈谷市昭和町1丁目1番地 日本電  
装株式会社内